RP-Ring: A Heterogeneous Multi-FPGA Accelerator
نویسندگان
چکیده
منابع مشابه
QP: A Heterogeneous Multi-Accelerator Cluster
We present a heterogeneous multi-accelerator cluster developed and deployed at NCSA. The cluster consists of 16 AMD dual-core CPU compute nodes each with four NVIDIA GPUs and one Xilinx FPGA. Cluster nodes are interconnected with both InfiniBand and Ethernet networks. The software stack consists of standard cluster tools with the addition of accelerator-specific software packages and enhancemen...
متن کاملArchitecture of an FPGA-Oriented Heterogeneous Multi-core Processor with SIMD-Accelerator Cores
Heterogeneous multi-core processors are at tracted by media processing applications due to their ca pability of drawing strengths of different cores to improve the overall performance. However, the unavailability of an efficient programing environment is a major problem. In this paper, we propose an FPGA-oriented heterogeneous multi-core processor, with GPU-like accelerator cores. We use a CUDA...
متن کاملPerformance Driven Inter-FPGA Synchronization Algorithm for Multi-FPGA Simulation Accelerator with Event Time-multiplexing Bus
Simulation is the most viable solution for the functional verification of SoC. The acceleration of simulation with multi-FPGA is a promising method to comply with the increasing complexity and large gate capacity of SoC. The most time-consuming factor of multi-FPGA simulation accelerator is synchronization time between simulator and multi-FPGA system. Time-multiplexing of interconnection wires ...
متن کاملFPGA Implementation of a Maze Routing Accelerator
This paper describes the implementation of the L3 maze routing accelerator in an FPGA. L3 supports fast single-layer and multi-layer routing, preferential routing, and rip-up-and-reroute. A 16 X 16 single-layer and 4 X 4 multi-layer router that can handle 2-16 layers have been implemented in a low-end Xilinx XC2S300E FPGA. Larger arrays are currently under construction.
متن کاملA Power Efficient Linear Equation Solver on a Multi-fpga Accelerator
This paper presents an approach to explore a commercial multi-FPGA system as high performance accelerator and the problem of solving a LU decomposed linear system of equations using forward and back substitution is addressed. Block-based Right-Hand-Side solver algorithm is described and a novel data flow and memory architectures that can support arbitrary data types, block sizes, and matrix siz...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Reconfigurable Computing
سال: 2018
ISSN: 1687-7195,1687-7209
DOI: 10.1155/2018/6784319